

# Enlightenment Beyond Classical CMOS

Paolo Gargini

Director Technology Strategy

Intel Fellow

*2002*

*ISS US*

*P.Gargini*

Who is afraid of

"The Red Brick WallPPP"

*2002*

*ISS US*

*P.Gargini*

# Approaching a “Red Brick Wall”

1999 Results

*Challenges/Opportunities for Semiconductor R&D*

| Year of Production:                | 1999    | 2002    | 2005    | 2008    | 2011    | 2014    |
|------------------------------------|---------|---------|---------|---------|---------|---------|
| DRAM Half-Pitch [nm]:              | 180     | 130     | 100     | 70      | 50      | 35      |
| Overlay Accuracy [nm]:             | 65      | 45      | 35      | 25      | 20      | 15      |
| MPU Gate Length [nm]:              | 140     | 85-90   | 65      | 45      | 30-32   | 20-22   |
| CD Control [nm]:                   | 14      | 9       | 6       | 4       | 3       | 2       |
| T <sub>ox</sub> (equivalent) [nm]: | 1.9-2.5 | 1.5-1.9 | 1.0-1.5 | 0.8-1.2 | 0.6-0.8 | 0.5-0.6 |
| Junction Depth [nm]:               | 42-70   | 25-43   | 20-33   | 16-26   | 11-19   | 8-13    |
| Metal Cladding [nm]:               | 17      | 13      | 10      | 0       | 0       | 0       |
| Inter-Metal Dielectric K:          | 3.5-4.0 | 2.7-3.5 | 1.6-2.2 | 1.5     | <1.5    | <1.5    |

2002

ISS US

P. Gargini

# Moving Closer to the “Red Brick Wall”

2001 Results

*Challenges/Opportunities for Semiconductor R&D*

| Year of Production:                | 2001    | 2003    | 2005    | 2007    | 2010    | 2016    |
|------------------------------------|---------|---------|---------|---------|---------|---------|
| DRAM Half-Pitch [nm]:              | 130     | 100     | 80      | 65      | 45      | 22      |
| Overlay Accuracy [nm]:             | 46      | 35      | 28      | 23      | 18      | 9       |
| MPU Gate Length [nm]:              | 90      | 65      | 45      | 35      | 25      | 13      |
| CD Control [nm]:                   | 8       | 5.5     | 3.9     | 3.1     | 2.2     | 1.1     |
| T <sub>ox</sub> (equivalent) [nm]: | 1.3-1.6 | 1.1-1.6 | 0.8-1.3 | 0.6-1.1 | 0.5-0.8 | 0.4-0.5 |
| Junction Depth [nm]:               | 48-95   | 33-66   | 24-47   | 18-37   | 13-26   | 7-13    |
| Metal Cladding [nm]:               | 16      | 12      | 9       | 7       | 5       | 2.5     |
| Inter-Metal Dielectric K:          | 3.0-3.6 | 3.0-3.6 | 2.6-3.1 | 2.3-2.7 | 2.1     | 1.8     |

2002

ISS US

P. Gargini

# Roadmap Acceleration and Deceleration

## 2001 versus 1999 Results

| Year of Production:                | 1999    | 2002    | 2005    | 2008    | 2011    | 2014    |   |
|------------------------------------|---------|---------|---------|---------|---------|---------|---|
| DRAM Half-Pitch [nm]:              | 180     | 130     | 100     | 70      | 50      | 35      | ← |
| Overlay Accuracy [nm]:             | 65      | 45      | 35      | 25      | 20      | 15      | ← |
| MPU Gate Length [nm]:              | 140     | 85-90   | 65      | 45      | 30-32   | 20-22   | ← |
| CD Control [nm]:                   | 14      | 9       | 6       | 4       | 3       | 2       | ← |
| T <sub>ox</sub> (equivalent) [nm]: | 1.9-2.5 | 1.5-1.9 | 1.0-1.5 | 0.8-1.2 | 0.6-0.8 | 0.5-0.6 | ← |
| Junction Depth [nm]:               | 42-70   | 25-43   | 20-33   | 16-26   | 11-19   | 8-13    | → |
| Metal Cladding [nm]:               | 17      | 13      | 10      |         |         | 000     | → |
| Inter-Metal Dielectric K:          | 3.5-4.0 |         | 2.7-3.5 |         | 1.6-2.2 | 1.5     | → |

2002

ISS US

P.Gargini

# Three Step Strategy on How to Crash the Red Brick Wall

1. Demonstrate transistor functionality using classical CMOS process down to:
  1.  $L_g=30\text{nm}$ , December 2000
  2.  $L_g=20\text{nm}$ , June 2001
  3.  $L_g=15\text{nm}$ , November 2001
2. Identify solutions for each of the classical CMOS limitations (2001/2002)
3. Engineer each of the new technology building blocks with material and equipment suppliers (2002/2004)

# Agenda

- *Solid State Physics Refresher*
- MOS Device Physics Refresher
- Classical CMOS Limitations
- Non-classical CMOS
- New Emerging Technologies
- Conclusions

# Energy of a Particle in Free Space

$$F=ma$$



$$v=at$$

$$p=mv$$

$$E=(1/2)mv^2$$

$$E=p^2/2m$$

$$m = \frac{1}{\partial^2 E / \partial p^2}$$





# Effect of Mass on Particle Energy

$$F=ma$$

$$v=at$$

$$p=mv$$


$$E=p^2/2m$$

$$E_1=p^2/2m_1$$


$$E_2=p^2/2m_2$$

$$E_1 = E_2$$

$$p_1 > p_2 \Rightarrow m_1 > m_2$$





Energy (E)





Momentum(P)

# Energy Gap (Direct Gap)




# Energy Gap and Momentum Offset (Indirect Gap)





# Particle Motion in a Crystal

$$\mathbf{F} + \sum_i \mathbf{F}_i = m\mathbf{a}$$

$\mathbf{F} \rightarrow$



**Free Space**



# Effective Mass

Free Space

$$F=ma$$

Crystal


$$\mathbf{F} + \sum_i \mathbf{F}_i = m\mathbf{a}$$

Analogy


$$F=m^*a$$

$$m^* = \frac{\hbar^2}{\partial^2 E / \partial p^2}$$

In a Crystal



# The making of a solid




# Conduction in Materials

- When atoms are brought together, under appropriate conditions, they form a solid, regular structure called crystal
- When atoms are brought together and form a solid crystal, the outside electrons' orbitals merge and form energy bands
- When the outermost *bands overlap* (superimpose) and contain many electrons->*metal* (high conductivity)
- When the two outmost outside *bands are far apart* =>*insulator* (low conductivity)
- When the two outmost outside *bands are close* but still separated=> *semiconductor* (intermediate conductivity)


Conductivity= the ability to conduct current

# Band Structure and Conduction in Solids





# Motion in a Crystal



In Free Space

$$F = qE$$

$$qE = ma$$

In Semiconductor

$$qE = m^*a$$

$$a = qE/m^*$$

$$V_{max} = a\tau = (qE/m^*)\tau$$



$$\langle v \rangle = [0 + V_{max}]/2$$




$$\langle v \rangle = (q\tau/2m^*)E$$




$$\langle v \rangle = \mu E$$

$$\mu = (q\tau/2m^*)$$

# Mobility Increase with $E_G$ Reduction




# Mobility Increase with $E_G$ Reduction



# *Summary of Solid State Physics Refresher*

- Energy and Momentum of a particle moving in free space are related by the formula:  $E=p^2/2m$
- Energy and Momentum of a particle moving in a crystal are related by the formula:  $E=p^2/2m^*$
- The motion of a particle in a crystal is characterized by:


$$\langle v \rangle = \mu E$$


$$\mu = (q\tau/2m^*)$$


- Conduction is controlled by the energy band structure:
  - No Energy Gap=Metal
  - Large Energy Gap=Insulator
  - Small Energy Gap=Semiconductor


$$E_G$$

# Agenda


- Solid State Physics Refresher
- *MOS Device Physics Refresher*
- Classical CMOS Limitations
- Non-classical CMOS
- New Emerging Technologies
- Conclusions

# Semiconductor Surface in Depletion





$$\Phi_S = qNa x_d^2 / 2\epsilon_o \epsilon_s$$

$$x_d = (2\epsilon_o \epsilon_s \Phi_S / qNa)^{1/2}$$




# Semiconductor Surface in Inversion



$$X_{d \text{ Max}} = [2\epsilon_o \epsilon_s (2\Phi_{Fp}) / qNa]^{1/2}$$


# Work Function Difference



**Flat-band Voltage**





# MOS transistor: Threshold Voltage




$$V_T = V_{FB} + 2\Phi_{Fp} + [2 \epsilon_o \epsilon_s q N_a (2\Phi_{Fp})]^{1/2} / C_{ox} \sim V_{FB} + 2\Phi_{Fp}$$

# MOS transistor: Saturation Current



$$I_{\text{DSat}} \sim \frac{1}{2} \mu C_{\text{ox}} \frac{(W)}{Lg} (V_G - V_T)^2$$

# Loaded Transistor: $F_{\text{Max}}$ and Power



$$T(\text{Gate Delay}) = V_{DD} C_{ox} / I_{DSat}$$

$$F_{\text{Max}} = 1/T = I_{DSat} / V_{DD} C_{ox}$$

$$\text{Power} = V_{DD} I_{DSat} = V_{DD} (V_{DD} C_{ox}) / T = V_{DD}^2 C_{ox} F_{\text{Max}}$$

# Transistor Trade-offs

$L_g$

$\mu$

$C_{ox}$



$V_{DD}$

$V_T$


$$I_{DSat} \sim \frac{1}{2} \mu C_{ox} \left( \frac{W}{L_g} \right) (V_{DD} - V_T)^2$$



$$F_{Max} = I_{DSat} / (V_{DD} C_{ox})$$



$$Power = V_{DD}^2 C_{ox} F_{Max}$$



$$I_{OFF} \rightarrow V_{PT} = L_g^2 q N_a / (2 \epsilon_o \epsilon_s)$$



$$V_T \sim V_{FB} + 2\Phi_{Fp}$$




**Maximize**




**Minimize**

# MOS Transistor Optimization




- **Idsat**
  - **Reduce  $L_g$**
  - **Reduce  $T_{ox}$**
- **$F_{max}$** 
  - **Reduce  $X_j$**
- **Power**
  - **Reduce  $V_{DD}$**
- **Ioff,  $V_t$** 
  - **Increase Doping**
- **Latch Up, Soft Error**
  - **Well**

# Transistor Physical Gate Length Trend



# Transistor CV/I Delay Trend



# *Summary of MOS Device Physics Refresher*


- $I_{\text{DSat}}$ ,  $F_{\text{Max}}$ , **Power**,  $I_{\text{OFF}}$  and  $V_{\text{T}}$  are the fundamental parameters describing MOS performance
- **Lg** (reduction) determines the speed ( $F_{\text{Max}}$ ) of an MOS device
- Reduction of  $V_{\text{DD}}$  minimizes power consumption
- Both higher doping and increased **Lg** reduce  $I_{\text{OFF}}$
- Threshold voltage  $V_{\text{T}}$  is controlled by surface doping and by work function difference (gate conductor to silicon)



# Agenda


- Solid State Physics Refresher
- MOS Device Physics Refresher
- ***Classical CMOS Limitations***
- Non-classical CMOS
- New Emerging Technologies
- Conclusions

# MOS Transistor Limitations



- **Excessive**
  - **Off State I Leakage**
  - **Gate Oxide Leakage**
- **Increasing**
  - **Parasitic Resistance**
  - **Junction Capacitance**
- **Increasing Doping**
  - **Mobility Degradation**
- **Conductive Substrate**
  - **Punch-Through**


# Challenges: Off-state Leakage



## •Off-state (Sub-threshold) leakage:

- Ideally, current only flows across the channel (directly beneath the gate) from source to drain when the transistor is turned on
- If current flows under the channel when the transistor is turned off, it is called Off-state (or Sub-threshold) leakage.
- Sub-threshold leakage consumes power in the standby or off state.
- A leaky device requires a higher operating voltage

# Off-state Leakage Reduction





## •Off-state (Sub-threshold) leakage:



- Ideally, current only flows across the channel (directly beneath the gate) from source to drain when the transistor is turned on
- If current flows under the channel when the transistor is turned off, it is called Off-state (or Sub-threshold) leakage.
- Sub-threshold leakage is reduced by the Halo implant.

# Intel's 30nm Transistor


(Dec 2000)




# Intel's 20nm transistor (June 2001)




# Intel's 15nm NMOS Transistor (November 2001)



**2.63 THz gate delay  
@ 0.8V!**




# Gate Delay Trend Continues






....but  $I_{OFF}$  also Continues to Increase




# Challenges: Gate Leakage



## •Gate Leakage Current:


- Thinner gate oxides produce faster transistors
- We have reached the limit of Gate Oxide ( $\text{SiO}_2$ ) scaling.
  - 30nm transistor had 0.8nm gate oxide
- Thinner oxides leak more.
  - Gate oxide can get so thin it no longer acts as a good insulator.

# Is There Any Oxide Left?



**20 nanometer  
transistor**

**Gate oxide less than 3  
atomic layers thick**




**Atomic  
structures**

**2002**


**ISS US**

**P. Gargini**

# ....but Thin Gates have More Leakage




# Resistance Challenges



- **Resistance: Challenges**
  - Thinner source and drains have more resistance.
  - Current “crowds” through thin source/drain regions.
  - Silicon doping density is at its saturation limit
  - We can't lower the resistivity

# Source/Drain Junction Capacitance




- Capacitance**

A high source/drain junction capacitance takes longer for the transistor to build up enough energy to switch on and off.

# Agenda


- Solid State Physics Refresher
- MOS Device Physics Refresher
- Classical CMOS Limitations
- *Non-classical CMOS*
- New Emerging Technologies
- Conclusions

# ***The Ideal MOS Transistor***



**Fully Surrounding  
Metal Electrode**

**Fully Enclosed,  
Depleted  
Semiconductor**



**High-K  
Gate Insulator**


**Low Resistance  
Source/Drain**

**Band Engineered  
Semiconductor**




# 2001 ITRS



## New Transistor Definitions




Ultra-Thin Body SOI



Vertical Tr



Band engineered Tr




Double Gate Tr

2002

ISS US

P. Gargini


# Cross-sections of Non-Classical CMOS Devices




Bulk MOSFET

Ultra-Thin Body MOSFET







Double-Gate MOSFET




Vertical MOSFET



# Non - Classical CMOS


|                    |  |  |   |  |   |
|--------------------|--|--|---|--|---|
|                    |                 |  |    |                       |    |
| DEVICE             | ULTRA-THIN BODY SOI  | BAND-ENGINEERED TRANSISTOR   | VERTICAL TRANSISTOR   | FINFET   | DOUBLE-GATE TRANSISTOR  |
| CONCEPT            | Fully depleted SOI   | SiGe or Strained Si channel; bulk Si or SOI  | Double-gate or surround-gate structure (No specific temporal sequence for these three structures is intended)                       |  |   |
| APPLICATION/DRIVER | Higher performance, Higher transistor density, Lower power dissipation                           |  |   |  |   |
| ADVANTAGES         | -Improved subthreshold slope<br>- $V_t$ controllability  | -Higher drive current<br>-Compatible with bulk and SOI CMOS                        | -Higher drive current<br>Lithography independent $L_g$  | -Higher drive current<br>-Improved subthreshold slope<br>-Improved short channel effect<br>-Stacked NAND | -Higher drive current<br>-Improved subthreshold slope<br>-Improved short channel effect<br>-Stacked NAND                            |
| SCALING ISSUES     | -Si film thickness<br>-Gate stack<br>-Worse short channel effect than bulk CMOS                  | -High mobility film thickness, in case of SOI<br>-Gate stack<br>-Integration       | -Si film thickness<br>-Gate stack<br>-Integrability<br>-Process complexity<br>-Accurate TCAD including QM                           | -Si film thickness<br>-Gate stack<br>-Process complexity<br>-Accurate TCAD including QM effect           | -Gate alignment<br>-Si film thickness<br>-Gate stack<br>-Integrability<br>-Process complexity<br>-Accurate TCAD including QM effect |
| DESIGN CHALLENGES  | -Device characterization<br>-Compact model and parameter extraction                              | -Device characterization   | -Device characterization<br>-PD versus FD<br>-Compact model and parameter extraction<br>-Applicability to mixed signal applications |  |   |
| MATURITY           | Development  |  |   |  |   |
| TIMING             | Near Future  |  |   |  |   |

# High K Gate Dielectric




- **High K dielectric**
  - New material replaces  $\text{SiO}_2$
  - Thicker physical film but same capacitance
  - 10,000x lower gate leakage current for same capacitance


# Alternative Gate Dielectrics to Reduce Gate Leakage



# Comparable Effective Mobility for $\text{SiO}_2$ and High-K



# Ultra Thin Body SOI




## Benefits

- No leakage path through substrate
- Lowest junction capacitance
- Less voltage required to turn on transistor
- No floating body effect

## Negative

- High resistance in Source/Drains


# Depleted Substrate Transistor




- **Ultra Thin SOI plus Epitaxy Grown Source Drain**
  - Decreases resistance
  - Higher drive current
  - No increase in junction capacitance




# Raised Source-Drains Combined with Depleted Substrate



# Gate Delay Trend Continues



# DST Enables Future Voltage Scaling




2002

ISS US

P. Gargini

# Cross-sections of Non-Classical CMOS Devices



FinFET

# How Small is Small?

- *Ultra Thin Body SOI (UTBSOI)*

- Fully Depleted transistors have been demonstrated with  $L_g=25\text{nm}$  ( $T_{\text{soi}}=6\text{nm}$ )
- Simulations from University of California Berkeley show that UTBSOI can be scaled to  $L_g=12\text{nm}$
- Rule of thumb: Minimum  $L_g \sim 2T_{\text{soi}}$

- *Fin FET*


- Good performance of FinFET demonstrated for sub-20nm  $L_g$  ( $W_{\text{FIN}} \sim 10\text{nm}$ )
- Scalability of other *multi-gate* transistor structures reported

# Can You Count the Atoms?

Silicon Atoms/cm<sup>3</sup> =  $5 \times 10^{22}$

Volume =  $(10 \times 10 \times 5) \text{ nm}^3 = 500 \text{ nm}^3$        $1 \text{ cm} = 10^7 \text{ nm}$

Number of atoms =  $(5 \times 10^{22} \times 500 \times 10^{-21}) = 25000$



Implanted Atoms/cm<sup>3</sup> =  $(10^{19})$


Total number of atoms = 5

Threshold Voltage Must  
Be Adjusted Via  $\Phi_{MS}$

# Agenda

- Solid State Physics Refresher
- MOS Device Physics Refresher
- Classical CMOS Limitations
- *Non-classical CMOS*
  - *Quantum Effects*
- New Emerging Technologies
- Conclusions


# Capacitance Reduction




**=>Metal Gate is needed to eliminate polysilicon depletion**



....but this is not all there is!





Energy (E)



Momentum (P)


Light  $m^*$  means  
higher  $\mu \Rightarrow$  faster  
transistors

# Sub-Band Engineering: Effect of Thickness ( $T_{\text{SOI}}$ )




# $E_0$ Increases as the Well Width Decreases

$$E_n = (\hbar^2 / 2m^*) (\pi / T_{\text{SOI}})^2 n$$



# Effect of $T_{\text{SOI}}$ on Sub-Band Occupation




2002


ISS US

P. Gargini

# Electron Occupancy in Different Sub-Bands




# Mobility of Electrons in Different Sub-Bands



# Sub-Band Engineering: Effect of Strain

$$\Delta E = \Delta E_{\text{STRAIN}} + (E_o^1 - E_o)$$

$$\mu = (q\tau/2m^*)$$





# What is The Next Limit?

## Band to Band Tunneling

$$E_{\max} > E_{\text{usable}} \sim 5 \times 10^5 \text{ V/cm} \quad 1 \text{ cm} = 10^7 \text{ nm}$$

$$E_{\text{usable}} \sim 5 \times 10^5 \times 10^{-7} \text{ V/nm} = 5 \times 10^{-2} \text{ V/nm}$$





# Summary of Quantum Effects in Silicon


- Conduction Band consists of multiple sub-bands
  - Lower energy sub-band has smaller  $m^*$   $\Rightarrow$  higher  $\mu$
  - Higher energy sub-band has larger  $m^*$   $\Rightarrow$  lower  $\mu$
- Reducing UTBSOI thickness below 10nm splits the energy sub-bands further apart
  - Higher occupancy of lower  $m^*$  band  $\Rightarrow$  higher  $\mu$
  - Smaller width of inversion layer  $\Rightarrow$  higher  $C_{inv}$
- Straining silicon (e.g., by means of Ge-Si) also splits apart the energy sub-bands
  - Higher occupancy of lower  $m^*$  band  $\Rightarrow$  higher  $\mu$
- Operation of MOS devices at 500mV (or less) appears possible

# Agenda



- Solid State Physics Refresher
- MOS Device Physics Refresher
- Classical CMOS Limitations
- Non-classical CMOS
- *New Emerging Technologies*
- Conclusions

# Emerging Technology Sequence

Emerging  
Technology  
Vectors



# Nanotube FETs – CMOS Inverter




AFM image of logic gate

# Room temperature Single Electron Transistor (SET)

- Single electron in “island” controls current flow from source to drain

- Typical sizes of the TiOx lines are 15-25 nm widths and 30-50 nm lengths.



- Typical island sizes are 30-50 nm by 35-50 nm



# What Is OUM?

- **Operation**


- Chalcogenide material alloys used in re-writable CDs and DVDs
- Electrical energy (heat) converts the material between crystalline (conductive) and amorphous (resistive) phases
- Cell reads by measuring resistance



- **Attributes**

- + Non-volatile
- + High density
- + Non-destructive read
- + Low voltage and low power
- +  $\sim 10^{12}$  write/erase cycles
- + Easy to integrate w/ logic

# Quantum Computer





- Interactions between spin transistors can be controlled with gate structures
- Interaction is called “entanglement”
- Enables massively parallel operations
- Key applications include
  - Quantum cryptography
  - Factoring

# Photonic devices

Man-made crystals produced  
by etching precisely  
placed holes in silicon or  
III-V material

Can produce, detect and  
manipulate light more  
efficiently than naturally  
occurring materials





# Agenda

- Solid State Physics Refresher
- MOS Device Physics Refresher
- Classical CMOS Limitations
- Non-classical CMOS
- New Emerging Technologies
- *Conclusions*

# Conclusions

- **CMOS** will **remain** the main device technology of choice for the foreseeable future (**>10yrs**)
- Introduction of **Non-classical** CMOS in manufacturing will occur within this decade (**~5years**)
- Many **new materials** will be necessary
- **Band** engineering represents the next opportunity for **performance** improvement
- Economical engineering of the **starting wafer** material represents a major challenge for this industry
- 30 years of profitable investment in new equipment capabilities are making the evaluation of **nano-structures, slated for practical manufacturing 10 years from now**, possible today